In this study, narrow width effects of polycrystalline silicon thin film transistors (poly-Si TFTs) are investigated. With reducing channel width, TFT characteristics such as mobility, threshold voltage, and subthreshold swing are found to improve dramatically. To gain insight on the origin of the narrow width effects, a physically-based model is proposed to simulate the output characteristics of poly-Si TFTs. Excellent fitting with the experimental data is observed over a wide range of drain bias, gate bias, and channel width. Our model shows that both the deep state density and tail state density are reduced with reducing channel width, thus accounting for the improved TFT characteristics. In addition, subthreshold swings of poly-Si TFTs with various channel widths and lengths are compared. It is found that the subthreshold swings of poly-Si TFTs with the same channel area are identical, indicating that the grain-boundary trap density is reduced due to the reduction of channel area.
Introduction
Recently, the polycrystalline silicon thin film transistor (poly-Si TFT) is widely studied due to its compatibility with the conventional silicon technology. The primary advantage of poly-Si TFTs over conventional a-Si:H TFTs lies in their higher field-effect mobility, namely higher drive current, as well as the ability to fabricate both n-channel and p-channel TFTs. It is well known that the characteristics of poly-Si TFTs are dominated by the potential barrier and trap at the grain boundary in poly-Si film. Since the number of grain boundaries in the active channel of the TFTs is reduced with reducing channel dimension, the TFT characteristics are expected to improve with shrinking channel dimension. [1] [2] [3] [4] It is also reported that poly-Si TFTs with a multichannel structure can be operated under high voltage (>100 V). This enables poly-Si TFTs to be used in peripheral high-voltage circuits. The narrow stripes in a multichannel structure enhance device performance due to the reduction of grain boundary states. 5) However, there exist some conflicting observations among previous studies. For example, Yamauchi et al. studied the channel width dependence on threshold voltage, subthreshold swing, and grain-boundary trap density. 2) They concluded that the reduced threshold voltage with decreasing channel width is correlated with the grainboundary trap reduction. Since it is believed that both the threshold voltage and the subthreshold swing are related to deep states, 6) a reduction in threshold voltage should be accompanied by a decrease in subthreshold swing. However, their experimental results showed that the subthreshold swing remains essentially unchanged regardless of the trap density reduction.
2) While in ref. 1, the reduction in both the subthreshold swing and the threshold voltage with reducing channel dimension is shown to be due to the reduced trap density. Nevertheless, this still does not explain why the mobility of TFTs with small-grain poly-Si channel remains unchanged. In addition, in refs. 1-3, the effective grainboundary trap density was calculated using the model developed by Levinson et al., 7) in which only the midgap deep states are considered, although it is well known that both the deep states and tail states influence the TFT's characteristics. Besides, the Levinson's model is valid only when the gate voltage is large and the voltage drop across the grain boundary is very small (i.e., typically smaller than kT=q). Therefore, a comprehensive study and the construction of a model including both deep states and tail states would be helpful in shedding light on the effects of narrow width on the TFT characteristics.
In this study, we have carefully fabricated and characterized n-channel poly-Si TFTs with various channel widths to investigate the channel width effects. Typical parameters such as mobility, subthreshold swing, and turn-on voltage are extracted from the transfer characteristics. More importantly, we have also proposed a simple physically-based analytical model by taking into consideration both the deep state and tail state. The amounts of deep state and tail state can be determined precisely by fitting the simulated output characteristics with the experimental results. The simulated transistor characteristics were compared with the experimental data over a wide range of gate bias, drain bias, and channel width. Excellent fitting between the simulated results and the experimental data support the validity of this model.
Experimental Procedures
Self-aligned top-gated poly-Si TFTs with lightly-doped drain structure were employed in this study. The channel length is kept at 20 mm, while the channel width is varied from 10 mm to 0.9 mm. Briefly, a 100 nm undoped poly-Si layer was first deposited by low pressure chemical vapor deposition without solid phase crystallization on oxidized silicon and patterned into individual active device islands. Then, a 50 nm TEOS oxide was deposited to serve as the gate insulator. A second poly-Si film was subsequently deposited and patterned to form the gate. Next, lightly-doped source/drain regions were formed by phosphorous (with 1 Â 10 13 cm À2 at 55 KeV) implants. A 400 nm self-aligned sidewall spacer was formed by the deposition of an oxide layer and subsequent reactive-ion-etching. Subsequently, self-aligned n þ source/drain regions were formed by heavydose phosphorous (with 5 Â 10 15 cm À2 at 70 KeV) implants. Dopant activation was then performed by rapid thermal annealing (RTA) at 750 C for 20 s. An Al film was then deposited and patterned to form the electrodes, followed by nitrogen annealing. No plasma treatment was performed to improve the characteristics of poly-Si TFT. 
Results and Discussions
Figure 1(a) shows the normalized I D -V D characteristics for poly-Si TFTs with channel width of 10 mm (white circle) and 0.9 mm (dark circle). The curves for these two devices are quite similar except that the normalized ON current of the narrow (i.e., W ¼ 0:9 mm) device is much larger. Figure  1(b) shows the normalized I D -V G characteristics. Clearly, the narrow (i.e., W ¼ 0:9 mm) device exhibits a sharper subthreshold swing and a smaller threshold voltage than those of the wide (i.e., W ¼ 10 mm) device. However, the leakage currents of these two devices are quite similar. It should be noted here that we were unable to measure the minimum current of the narrow (i.e., W ¼ 0:9 mm) device, because of its small channel width and thus very low minimum current which is beyond the measurement limit of HP 4145. The normalized drain current (i.e., I D Â L=W) measured at a gate voltage V G ¼ 10 V and a drain voltage V D ¼ 5 V as a function of channel width is shown in Fig. 2 . It is found that the I D Â L=W value increases with decreasing channel width. Furthermore, a drastic increase in I D Â L=W value is observed when the channel width is decreased to below 2 mm. We have also measured the leakage current as a function of channel width. However, no obvious trend is observed (data not shown). This may be due to the fact that the conduction mechanism responsible for the leakage current is thermionic-field emission near the drain. In contrast to ON current that depends on the average quality of poly-Si film within the channel, the leakage current is thus only affected by the quality of the poly-Si film in the drain depletion region. As a result, device-to-device variation, rather than channel width dependence, dominates and no width dependence is observed. 8) Since the drain current is related to both ON voltage and mobility, it is important to distinguish the contributions due to ON voltage and mobility in order to identify the origin of the increased drain current with reducing channel width. The ON voltage and the mobility as a function of channel width are shown in Fig. 3 . The ON voltage was defined as the gate bias for a drive current of ðW=LÞ Â 10
It can be seen that the ON voltage decreases with decreasing channel width, especially when the channel width is below 2 mm. The mobility was determined from the transconductance at V D ¼ 0:1 V using the bulk-silicon transistor model. In contrast to previous studies in which the mobility remains almost constant regardless of the channel dimension, 1) our results clearly show that the mobility is increased with reducing channel width. Consequently, both the reduction of ON voltage and increment of mobility contribute to the increase of ON current with channel width.
The subthreshold swing, which reflects the quality of the poly-Si channel film and poly-Si/oxide interface, is plotted in Fig. 4 as a function of channel width. The subthreshold swing reduces with decreasing channel width, and starts to decrease rapidly at W ¼ 2 mm. These results, along with above-mentioned improvement of threshold voltage and mobility, strongly suggest that effective trap density in the poly-Si film is reduced with reducing channel width. It has been reported that some defects along the channel edge caused by poly-Si channel etching 2, 3) may degrade the TFT characteristics. When the channel width is reduced, the effect of the poly-Si pattern edge is expected to dominate. Consequently, with fixed channel length, the defect density is increased with decreasing channel width.
3) In order to pinpoint the origin of the reduced trap density with reducing channel width, the subthreshold swing as a function of channel length, with channel width kept at 20 mm, is also shown in Fig. 4 for comparison. Note that when the channel width of the L ¼ 20 mm devices is equal to the channel length of the W ¼ 20 mm devices, their subthreshold swings are almost identical. Since the active channel area and shape for these two types of devices are similar, it is reasonable to assume that the reduction of grain boundary trap density is due to reduced channel area and shape, rather than due to the channel width alone.
Theory
Previous experimental results had demonstrated that the density of defect states in poly-Si film is continuous across the forbidden band gap, 10,11) with a broad peak near the midgap and an exponential tail. 12) For simplicity and to have a clear physical insight, in our model we adopt a simple mono-energy trap model. A midgap deep state located at deep state energy level E td and a tail state located at tail state energy level E tt with respect to intrinsic Fermi level are considered. For simplifying the derivation of the current flowing across a grain boundary, the following assumptions are made: (1) the crystallites are partially depleted; (2) the depletion approximation is valid; (3) the voltage drop across the neutral regions is negligible. According to the model in ref. 13 , for a given gate voltage V G and drain voltage V D , the average electron density n is defined as
where C ox is the gate oxide capactiance per unit area, V fb is the flatband voltage, and t ch is the channel thickness. By taking the effect of drain bias on the surface potential along the channel into consideration, the average electron density becomes
where is an extracted parameter determined from fitting the experimental output characteristics. The average Fermi level E F with respect to intrinsic Fermi level at the center of the grains is
where n i is the intrinsic carrier concentration of silicon. Based on the model proposed in ref. 14, we can calculate the grain-boundary depletion width W d and the grain-boundary barrier potential b from the trapped carrier density on grain boundaries using the Fermi-Dirac statistics and grainboundary depletion approximation. From the charge-neutrality condition, the depletion width near the grain boundary can be calculated as
where N tt and N td are the grain-boundary tail-state density and deep-state density, respectively, and b is the barrier potential. When the grain is partially depleted, the barrier potential of grain boundaries can be expressed as
In the polysilicon channel, the channel mobility is dominated by the grain-boundary mobility rather than by the grain mobility. It is empirically described as 6,15)
Using the gradual channel approximation, the currentvoltage relationship of the poly-Si TFT with a channel length L and a width W in the linear region can be expressed as
where V th is the threshold voltage and VðxÞ is the channel potential. By assuming that the channel potential VðxÞ is linearly dependent on drain bias, 16) and the lateral channel electric field E x ¼ V D =L, eq. (7) can be derived as
In the saturation region, the channel length modulation is included for calculation and the drain current is described as where I Dsat is the saturation current, V Dsat is the saturation voltage, and V A is the early voltage. Figure 5 shows the simulated normalized output characteristics for n-channel TFTs with different values. The drive current for the device with ¼ 0 is larger than that of the device with ¼ 0:27, especially at high drain biases. Clearly, if the surface potential reduction along the channel and thus the average carrier density reduction due to drain bias are not taken into account ( ¼ 0), the grain-boundary barrier potential is underestimated and so the drive current is overestimated. In Fig. 6(a) , the simulated normalized output characteristics by considering only the mono-energetic deep state are compared with the experimental data. Although, the simulated drain current at low gate bias (e.g., V G ¼ 6 V and 9 V) agrees very well with the experimental measurements. Without considering the tail state, however, the simulated drain current is overestimated at high gate bias (e.g., V G ¼ 12 V and 15 V). On the other hand, the simulated drain current by considering only the tail state can fit the drain current accurately at high gate bias (V G ¼ 15 V), as shown in Fig. 6(b) . However, the simulated drain current at low gate bias is overestimated due to the lack of deep states. So in contrast to previous studies that considered only either deep state or tail state, 6, 14, 16) we have successfully demonstrated that by considering both the deep state and tail state simultaneously, the drain current can be simulated accurately over a wide range of gate bias.
Figures 7(a) and 7(b) compare the calculated and experimental drain currents for TFTs with W=L ¼ 10 mm=20 mm and 0.9 mm/20 mm, respectively, using the fitting parameters as summarized in Table I . Excellent fittings between experimental data and simulation are obtained for these two devices, indicating that this model is valid over a wide range of channel widths. The grain-boundary deep state density and tail state density as a function of channel width are plotted in Fig. 8 . The fitting parameters for TFTs with different widths are kept constant except for the deep state density, tail state density, and threshold voltage. Clearly, the deep state density as well as the tail state density decreases with decreasing channel width, which agrees well with our experimental results which show that the device performance, such as mobility, subthreshold swing, and ON voltage, is improved with decreasing channel width. around 0.7 V. This is reasonable since the discrepancy between threshold voltage and ON voltage is a unique feature of poly-Si TFT because of the presence of grainboundary traps. [18] [19] [20] 
Conclusions
We have fabricated and systematically characterized polySi TFTs with various channel widths ranging from 10 mm to 0.9 mm. We found that the TFT characteristics, such as mobility, threshold voltage, and subthreshold swing, are dramatically improved with reducing channel width, especially when the channel width is less than 2 mm. A simple physically-based model is proposed to extract the amounts of deep state density and tail state density. By considering both the deep and tail states, excellent fitting with experimental data is achieved over a wide range of drain bias, gate bias, and channel width. Our results also show that both the deep state density and tail state density are reduced with channel width, thus accounting for the improved TFT characteristics with reducing channel width. 
